

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/836,104	04/17/2001	Yu-chun Chow	DEE-PT017	5930	
34036	7590 12/29/2005		EXAM	EXAMINER	
SILICON VALLEY PATENT GROUP LLP 2350 MISSION COLLEGE BOULEVARD			GREY, CHRISTOPHER P		
SUITE 360	TOOLLOOL BOOLL VI		ART UNIT	PAPER NUMBER	
SANTA CLA	RA, CA 95054		2667	2667 DATE MAILED: 12/29/2005	
			DATE MAIL ED: 12/20/2004		

Please find below and/or attached an Office communication concerning this application or proceeding.

		A 11 45		T			
	•	Applicati	on No.	Applicant(s)			
Office Action Commons		09/836,10)4	CHOW, YU-CHUN			
	Office Action Summary	Examine	,	Art Unit			
		Christoph	<u>.</u>	2667			
Period fo	The MAILING DATE of this communication or Reply	n appears on the	ecover sheet with the c	orrespondence address			
THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REMAILING DATE OF THIS COMMUNICATIOnsions of time may be available under the provisions of 37 CF SIX (6) MONTHS from the mailing date of this communication a period for reply specified above is less than thirty (30) days, a period for reply is specified above, the maximum statutory period for reply within the set or extended period for reply will, by streply received by the Office later than three months after the need patent term adjustment. See 37 CFR 1.704(b).	ON. FR 1.136(a). In no even n. a reply within the stat eriod will apply and w statute, cause the app	ent, however, may a reply be tir utory minimum of thirty (30) day ill expire SIX (6) MONTHS from lication to become ABANDONE	nely filed rs will be considered timely. I the mailing date of this communication. CD (35 U.S.C. § 133).			
Status							
1)⊠	Responsive to communication(s) filed on <u>0</u>	09 November, 2	<u>2005</u> .				
2a) <u></u>	☐ This action is FINAL . 2b)⊠ This action is non-final.						
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits it							
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Dispositi	ion of Claims						
5) 6) 7)	Claim(s) 1-7 is/are pending in the applicati 4a) Of the above claim(s) is/are with Claim(s) is/are allowed. Claim(s) 1-7 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction are	ndrawn from co		·			
Applicati	ion Papers						
9)	The specification is objected to by the Exar	miner.					
10) The drawing(s) filed on <u>17 April 2001</u> is/are: a) accepted or b) ⊠ objected to by the Examiner.							
	Applicant may not request that any objection to	• ,	· ·	, ,			
11)	Replacement drawing sheet(s) including the co The oath or declaration is objected to by the	•	-, .	• • • • • • • • • • • • • • • • • • • •			
Priority (ınder 35 U.S.C. § 119						
a)	Acknowledgment is made of a claim for force. All b) Some * c) None of: 1. Certified copies of the priority docum. 2. Certified copies of the priority docum. 3. Copies of the certified copies of the application from the International Busee the attached detailed Office action for a	nents have bee nents have bee priority docume ureau (PCT Rul	n received. In received in Applicati ents have been receive e 17.2(a)).	ion No ed in this National Stage			
Attachmen	t(s)						
	e of References Cited (PTO-892)		4) Interview Summary				
3) 🔲 inforr	e of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SE r No(s)/Mail Date		Paper No(s)/Mail Do 5) Notice of Informal F 6) Other:	ate Patent Application (PTO-152)			

Art Unit: 2667

DETAILED ACTION

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 1. Claims 1-7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Konishi et al. (U.S Patent No. 5854792) in view of Zhang (US 6108345) in further view of Merchant et al. (Patent No. 6658015).

Regarding claim 1, Konishi et al. (U.S Patent No. 5854792) teaches a plurality of input/output ports for connecting said two networks (see elements 5a, 5b and 5n in fig 3)

a buffer device for accessing packets(see element 17a-n in Fig 8), wherein a transporting path of said packets is selected from one of sending said packets from said WAN to said LAN and sending said packets from said Network to said Network (disclosed in Col 8 lines 53-57),

a memory device(see element 9 in fig 3) electrically connected to said buffer device for storing said packets sent from said buffer device.

Although inherent, Konisha does not specifically disclose connecting a WAN to a LAN and does not teach a plurality of medium access control units corresponding to said input/output ports. Zhang discloses a device for connecting networks such as a

Art Unit: 2667

LAN and WAN (Col 5 lines 30-61), where this device comprises the components as disclosed in Konisha's invention.

Zhang also discloses a plurality of medium access control units corresponding to said input/output ports (Col 16 lines 27-67)

However, Konishi et al. (U.S Patent No. 5854792) does not teach a plurality of medium access control units electrically connected between said buffer device and said input/output ports for performing an accessing operation between said buffer device and said input/output ports.

Konishi et al. (U.S Patent No. 5854792) also does not teach a central processing unit electrically connected between said memory device and said medium access control units for processing said packets stored in said memory device, and organizing said medium access control units to change said input/output ports according to a required transporting path, thereby performing said communication between said LAN and said WAN.

The secondary reference Merchant et al. (Patent No. 6658015) teaches a plurality of medium access control units(see element 20 in Fig 1) corresponding to said input/output ports and, electrically connected between said buffer device and said input/output ports for performing an accessing operation between said buffer device and said input/output ports, as disclosed in Col 5 lines 6-15.

The secondary reference Merchant et al. (Patent No. 6658015) also teaches a central processing unit (see element 32 in Fig 1) electrically connected between said memory device and said medium access control units for processing said packets

stored in said memory device, and organizing said medium access control units to change said input/output ports according to a required transporting path, thereby performing said communication between said LAN and said WAN, as disclosed in Col 10 lines1-5.

It would have been obvious to one of the ordinary skill in the art at the time of the invention to modify the ports within the network connection apparatus as disclosed by Konisha, with the connection of a MAC module, CPU and internal rules checker as disclosed by Merchant. The motivation for this modification is to be able to receive and transmit data frames to the appropriate destinations (Col 1 lines 22-27), support data networks requiring a high data throughput (Col 1 lines 65-67), and to allow multiple frames to be processed simultaneously (Col 2 lines 5-9).

Regarding claim 2, the primary reference Konishi et al. (U.S Patent No. 5854792) teaches all of the limitations as mentioned above. However, the primary reference does not teach the gateway apparatus according to claim 1, wherein said buffer device comprises: a buffer for temporally storing said packets, and a buffer manager electrically connected to said buffer for managing an accessing operation of said buffer device.

The secondary reference Merchant et al. (Patent No. 6658015) teaches a gateway apparatus, wherein said buffer device comprises: a buffer for temporally storing said

Art Unit: 2667

packets and a buffer manager electrically connected to said buffer for managing an accessing operation of said buffer device, as disclosed in Col 5 lines 5-15.

Regarding claim 3, the primary reference Konishi et al. (U.S Patent No. 5854792) teaches all of the limitations as mentioned above. However, the primary reference does not teach the gateway apparatus according to claim 1, wherein said memory device comprises:

a memory for storing said packets sent from said buffer device and a memory controller electrically connected to said memory for controlling an accessing operation of said memory.

The secondary reference Merchant et al. (Patent No. 6658015) teaches a gateway apparatus, wherein said memory device comprises:

a memory for storing said packets (see element 44 in Fig 2) sent from said buffer device and a memory controller (see element 80 in Fig 3a) electrically connected to said memory for controlling an accessing operation of said memory, as disclosed in Col 6 lines 52-63.

Regarding claim 4, the primary reference Konishi et al. (U.S Patent No. 5854792) teaches all of the limitations as mentioned above. However, the primary reference does not teach the gateway apparatus according to claim 3, wherein said memory is a dynamic random accessing memory DRAM.

Art Unit: 2667

The secondary reference Merchant et al. (Patent No. 6658015) teaches a gateway apparatus, wherein said memory is a dynamic random accessing memory DRAM (see element 44 in Fig 2), as disclosed in Col 4 lines 35-45, where the limitations for an SRAM are assumed to be equivalent for that of a DRAM.

Regarding claim 5, the primary reference Konishi et al. (U.S Patent No. 5854792) teaches all of the limitations as mentioned above. However, the primary reference does not teach the gateway apparatus according to claim 3, further comprising: an internal bus electrically connected to said memory controller for transporting said packets

a bus interface controller electrically connected between said buffer device and said internal bus for controlling a transporting operation in said internal bus so as to complete a packet transporting operation between said buffer device and said internal bus.

The secondary reference Merchant et al. (Patent No. 6658015) teaches a gateway apparatus, comprising:

an internal bus (see element 69 in Fig 2) electrically connected to said memory controller for transporting said packets (disclosed in Col 6 line 64- Col 7 line15) a bus interface controller (see element 40 in Fig 2)electrically connected between said buffer device and said internal bus for controlling a transporting operation in said

Art Unit: 2667

internal bus so as to complete a packet transporting operation between said buffer device and said internal bus as disclosed in Col 5 lines 16-40.

Regarding claim 6, the primary reference Konishi et al. (U.S Patent No. 5854792) teaches all of the limitations as mentioned above. However, the primary reference does not teach the gateway apparatus according to claim 1, wherein said buffer device, said medium access control units and said central processing unit are disposed in one identical chip.

The secondary reference Merchant et al. (Patent No. 6658015) teaches a gateway apparatus, wherein said buffer device, said medium access control units (see element 12a in Fig 1) and said central processing unit (see element 32 in fig 1) are disposed in one identical chip.

Regarding claim 7, the primary reference Konishi et al. (U.S Patent No. 5854792) teaches all of the limitations as mentioned above. However, the primary reference does not teach the gateway apparatus according to claim 1, wherein said central processing unit is used for processing said packets stored in said memory device to achieve functions of a router and a firewall.

The secondary reference Merchant et al. (Patent No. 6658015) teaches a gateway apparatus, wherein said central processing unit is used for processing said packets stored in said memory device to achieve functions of a router and a firewall, as disclosed in Col 4 lines 52-59.

It would have been obvious for one skilled in the art at the time to combine the ideas of Konishi et al. (U.S Patent No. 5854792) and Merchant et al. (Patent No. 6658015) in order to achieve a general purpose network connection apparatus capable of increased data throughput, performing high speed data transmission and enhancing the reliability of transmission.

Response to Arguments

- 2. Applicant's arguments filed on November 9, 2005 have been fully considered but they are not persuasive.
- (a) The applicant argued that the cited art does not disclose a LAN to WAN connection.

The examiner still maintains the inherency of the previous response, however uses an additional reference in Zhang to depict the using a gateway or bridge device to connect LAN's to WAN's is nothing new within the art.

(b) The applicant argued that the cited art does not disclose ,"changing input/output ports according to a required transporting path".

The examiner maintains the this limitation is equivalent to determining a route using route control, where a route involves determining the port with which to route data as argued in the previous office action.

Art Unit: 2667

(c) The applicant argued that using an engine to make a frame forwarding decision

based on the respective data is not equivalent to processing packets.

The examiner maintains that any function performed on the given data is

considered processing, where in this case a frame forwarding decision is made on the

data.

3. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Christopher P. Grey whose telephone number is

(571)272-3160. The examiner can normally be reached on 6:30-3:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Chi Pham can be reached on (571)272-3179. The fax phone number for the

organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the

Patent Application Information Retrieval (PAIR) system. Status information for

published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free).

Christopher Grey Examiner

Art Unit 2667

CHI PHAM

PATENT EXAMIN

Nerlos

Page 9